

10/05/04 17 Pro  
01/16/05

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

A N	APPL NUM 10050417	FILING DATE 01/16/2002	CLASS 438	SUBCLASS 341	GAU 2812	EXAMINER <i>[Signature]</i>
--------	----------------------	---------------------------	--------------	-----------------	-------------	--------------------------------

\*\*APPLICANTS: Phan Khoi, Erhardt Jeffrey Cheng Jerry; Bartlett Richard Coniglio Anthony, Grundke Wolfram, Bradway Carol Sutton Daniel Mazur Martin.

5C4-925

\*\*CONTINUING DATA VERIFIED:

THIS APPLN CLAIMS BENEFIT OF 60/285 197 04 20/2001

\*\* FOREIGN APPLICATIONS VERIFIED:

PG-PUB	DO NOT PUBLISH <input checked="" type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed 35 USC 119 conditions met Ver fed and Acknowledged Examiner's char		yes <input type="checkbox"/> no <input checked="" type="checkbox"/>	ATTORNEY DOCKET NO G0131
TITLE : Methods and systems for controlling resist residue defects at gate layer in a semiconductor device manufacturing process			

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs.Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		Application Examiner		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:  DISK (CRF)  CD-ROM  
(Attached in pocket on right inside flap)